HMC700LP4E【PDF 14/26 页】IC FRACT-N PLL 16BIT 24QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1996

10页 11页 12页 13页 [14页]15页 16页 17页 18页

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

978-250-3343 tel 978-250-3373 fax Order On-line at www.hittite.com

Application Support: apps@hittite.com

L-

0 - 21

HMC700LP4 / 700LP4E

v11.0411

8 GHz 16-Bit Fractional-N PLL

Table 14. Reg 07h LKD/CSP Register

Bit

name

Width

Default

Description

[9:0]

wincnt_max

250

lock detect window

sets the number of consecutive counts of divided Vco that must land inside the

Lock Detect Window to declare LocK

[10]

lkd_enable

enables internal lock detect function, note output to Lock Detect Flag on LD_

SDO as per Figure 13 controlled by pfd_LD_opEn, Reg 0Bh PFD register

[11]

lkd_winasym_enable

asymmetrical window

enables lock detect window to only lag or only lead the

divided reference signal at the PFD, see Figure 9

[12]

lkd_win_asym_up_sel

1 selects lead window when lkd_winasym_enable=1

0 selects lag window when lkd_winasym_enable=1

[13]

ringosc_oneshot_sel

1 ring osc based one shot for lock detection mode

0 nominal 20nsec analog one shot for lock detection mode

[16:14]

oneshot_duration

duration of the ringosc based oneshot pulse in lock detection mode

[18:17]

ringosc_cfg

Lock Detect ringosc frequency trim

“00” fastest “11” slowest

[19]

ringosc_mode

force ringosc on

[20]

csp_enable

cycle slip prevention (cSP) enable

See section PFD Lock Detect for more information about this register.

Table 15. Reg 08h Analog EN Register

Bit

name

Width

Default

Description

[0]

bias_en

enables main chip bias reference

[1]

cp_en

charge pump enable

[2]

pfd_en

pfd enable

[3]

refbuf_en

reference path buffer enable. Set to 1 for normal operation.

[4]

vcobuf_en

vco path rF buffer enable

[5]

gpio_pads_en

gpio pads enable, Pins D0 and D1

required for use of GPo port or Vco Serial Port

[6]

sdo_pad_en

LD_SDo pad driver enable (Pin 5)

required for use of Lock Detect, Serial Port read operation

or Vco Serial Port operation

[7]

vcodiv_digclk_en

vco divider output clk to digital enable

[8]

vcodiv_en

enable vco divider

[9]

reserved

[10]

vcodiv_dutycyc_mode

vcodiv duty cycle mode

stretches the Vco divider output when n>32

[11]

reserved

Set to 0 for normal operation

[12]

rdiv_ref_to_dig_en

reference input applied to digital when set to 1, non-divided reference signal is

fed to digital (required for normal operation)

[13]

rdiv_refdiv_to_dig_en

reference divider applied to digital, when set to 1, divided reference signal is fed

to digital (required for normal operation)

charge Pump control register. see Figure 14

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

相关代理商/技术参数

HMC700LP4ETR 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN 制造商:Hittite Microwave Corp 功能描述:HMC700 Series 8 GHz 16-Bit Prescaler Fractional-N PLL - 4x4 mm QFN-24

HMC701LP6C 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC701LP6C_10 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC701LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN

HMC702LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN

HMC702LP6CE_10 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:14 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC702LP6CE_11 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:14 GHz 16-BIT FRACTIONAL-N PLL

HMC703LP4E 功能描述:IC FRACT-N PLL W/SWEEPR 24QFN RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是输入:晶体输出:时钟电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无频率 - 最大:1GHz 除法器/乘法器:是/无电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装封装/外壳:16-LSSOP（0.175"，4.40mm 宽）供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式